rv1126-uboot/arch
Shengzhou Liu 1a87c24fe8 armv8: fsl-layerscape: Update ddr erratum a008336
DDR erratum A008336 only applies to DDR controller v5.2.0.
DDR controller v5.2.1 already has default 0x43b30002 in
EDDRTQCR1 register for optimal performance.

Signed-off-by: Shengzhou Liu <Shengzhou.Liu@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
2016-09-14 14:05:20 -07:00
..
arc arc: Rename AXS101 board to more generic AXS10x 2016-08-05 12:50:33 +03:00
arm armv8: fsl-layerscape: Update ddr erratum a008336 2016-09-14 14:05:20 -07:00
avr32
blackfin
m68k net: mii: Changes not made by spatch 2016-08-15 15:29:03 -05:00
microblaze
mips net: mii: Use spatch to update miiphy_register 2016-08-15 15:26:33 -05:00
nds32
nios2
openrisc
powerpc net: mii: Changes not made by spatch 2016-08-15 15:29:03 -05:00
sandbox cmd: Split 'bootz' and 'booti' out from 'bootm' 2016-08-20 11:35:07 -04:00
sh
sparc
x86 x86: efi: Fix EFI 64-bit payload build warnings 2016-08-30 09:26:05 +08:00
xtensa xtensa: add support for the 'xtfpga' evaluation board 2016-08-15 18:46:40 -04:00
.gitignore
Kconfig xtensa: add support for the xtensa processor architecture [2/2] 2016-08-15 18:46:38 -04:00