armv8: LS1046ARDB: Add QSPI Secure Boot target
Add QSPI Secure Boot target. Also enable sec init. Signed-off-by: Vinitha Pillai <vinitha.pillai@nxp.com> Signed-off-by: Sumit Garg <sumit.garg@nxp.com> Reviewed-by: York Sun <york.sun@nxp.com>
This commit is contained in:
parent
b7c19ea1ca
commit
f7244f2c48
|
|
@ -12,5 +12,5 @@ config SYS_SOC
|
||||||
|
|
||||||
config SYS_CONFIG_NAME
|
config SYS_CONFIG_NAME
|
||||||
default "ls1046ardb"
|
default "ls1046ardb"
|
||||||
|
source "board/freescale/common/Kconfig"
|
||||||
endif
|
endif
|
||||||
|
|
|
||||||
|
|
@ -7,3 +7,7 @@ F: include/configs/ls1046ardb.h
|
||||||
F: configs/ls1046ardb_qspi_defconfig
|
F: configs/ls1046ardb_qspi_defconfig
|
||||||
F: configs/ls1046ardb_sdcard_defconfig
|
F: configs/ls1046ardb_sdcard_defconfig
|
||||||
F: configs/ls1046ardb_emmc_defconfig
|
F: configs/ls1046ardb_emmc_defconfig
|
||||||
|
|
||||||
|
M: Sumit Garg <sumit.garg@nxp.com>
|
||||||
|
S: Maintained
|
||||||
|
F: configs/ls1046ardb_qspi_SECURE_BOOT_defconfig
|
||||||
|
|
|
||||||
|
|
@ -21,6 +21,7 @@
|
||||||
#include <fsl_esdhc.h>
|
#include <fsl_esdhc.h>
|
||||||
#include <power/mc34vr500_pmic.h>
|
#include <power/mc34vr500_pmic.h>
|
||||||
#include "cpld.h"
|
#include "cpld.h"
|
||||||
|
#include <fsl_sec.h>
|
||||||
|
|
||||||
DECLARE_GLOBAL_DATA_PTR;
|
DECLARE_GLOBAL_DATA_PTR;
|
||||||
|
|
||||||
|
|
@ -72,6 +73,24 @@ int board_init(void)
|
||||||
enable_layerscape_ns_access();
|
enable_layerscape_ns_access();
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
#ifdef CONFIG_SECURE_BOOT
|
||||||
|
/*
|
||||||
|
* In case of Secure Boot, the IBR configures the SMMU
|
||||||
|
* to allow only Secure transactions.
|
||||||
|
* SMMU must be reset in bypass mode.
|
||||||
|
* Set the ClientPD bit and Clear the USFCFG Bit
|
||||||
|
*/
|
||||||
|
u32 val;
|
||||||
|
val = (in_le32(SMMU_SCR0) | SCR0_CLIENTPD_MASK) & ~(SCR0_USFCFG_MASK);
|
||||||
|
out_le32(SMMU_SCR0, val);
|
||||||
|
val = (in_le32(SMMU_NSCR0) | SCR0_CLIENTPD_MASK) & ~(SCR0_USFCFG_MASK);
|
||||||
|
out_le32(SMMU_NSCR0, val);
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#ifdef CONFIG_FSL_CAAM
|
||||||
|
sec_init();
|
||||||
|
#endif
|
||||||
|
|
||||||
#ifdef CONFIG_FSL_LS_PPA
|
#ifdef CONFIG_FSL_LS_PPA
|
||||||
ppa_init();
|
ppa_init();
|
||||||
#endif
|
#endif
|
||||||
|
|
|
||||||
|
|
@ -0,0 +1,37 @@
|
||||||
|
CONFIG_ARM=y
|
||||||
|
CONFIG_TARGET_LS1046ARDB=y
|
||||||
|
CONFIG_FSL_LS_PPA=y
|
||||||
|
CONFIG_QSPI_AHB_INIT=y
|
||||||
|
CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1046a-rdb"
|
||||||
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
CONFIG_OF_BOARD_SETUP=y
|
||||||
|
CONFIG_QSPI_BOOT=y
|
||||||
|
CONFIG_SECURE_BOOT=y
|
||||||
|
CONFIG_BOOTDELAY=10
|
||||||
|
CONFIG_HUSH_PARSER=y
|
||||||
|
# CONFIG_CMD_IMLS is not set
|
||||||
|
CONFIG_CMD_GPT=y
|
||||||
|
CONFIG_CMD_MMC=y
|
||||||
|
CONFIG_CMD_SF=y
|
||||||
|
CONFIG_CMD_I2C=y
|
||||||
|
CONFIG_CMD_DHCP=y
|
||||||
|
CONFIG_CMD_MII=y
|
||||||
|
CONFIG_CMD_PING=y
|
||||||
|
CONFIG_CMD_CACHE=y
|
||||||
|
CONFIG_CMD_EXT2=y
|
||||||
|
CONFIG_CMD_FAT=y
|
||||||
|
CONFIG_OF_CONTROL=y
|
||||||
|
CONFIG_DM=y
|
||||||
|
CONFIG_SPI_FLASH=y
|
||||||
|
CONFIG_NETDEVICES=y
|
||||||
|
CONFIG_E1000=y
|
||||||
|
CONFIG_PCI=y
|
||||||
|
CONFIG_DM_PCI=y
|
||||||
|
CONFIG_DM_PCI_COMPAT=y
|
||||||
|
CONFIG_PCIE_LAYERSCAPE=y
|
||||||
|
CONFIG_SYS_NS16550=y
|
||||||
|
CONFIG_DM_SPI=y
|
||||||
|
CONFIG_FSL_QSPI=y
|
||||||
|
CONFIG_USB=y
|
||||||
|
CONFIG_DM_USB=y
|
||||||
|
CONFIG_RSA=y
|
||||||
|
|
@ -252,4 +252,6 @@
|
||||||
"48m(nand_kernel),448m(nand_free)"
|
"48m(nand_kernel),448m(nand_free)"
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
#include <asm/fsl_secure_boot.h>
|
||||||
|
|
||||||
#endif /* __LS1046ARDB_H__ */
|
#endif /* __LS1046ARDB_H__ */
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue