qiurui
/
rv1126-uboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

rockchip: rk3568: add AArch32 build support 

SPL and TPL is still in AArch64 mode.

Signed-off-by: Joseph Chen <chenjh@rock-chips.com>
Change-Id: I4768903d1dbdd06359eb196607b67fb128dea644
This commit is contained in:
Joseph Chen 2021-01-26 17:58:52 +08:00 committed by Jianhong Chen
parent 89031de132
commit f345af8b36
2 changed files with 10 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
arch/arm/mach-rockchip/Kconfig
View File

@ -383,16 +383,15 @@ endif
config ROCKCHIP_RK3568 config ROCKCHIP_RK3568
bool "Support Rockchip RK3568" bool "Support Rockchip RK3568"
select ARM64 select ARM64 if !ARM64_BOOT_AARCH32
select ARM_SMCCC select ARM_SMCCC
select GICV3 select GICV3 if !ARM64_BOOT_AARCH32
select SPL select SUPPORT_TPL if !ARM64_BOOT_AARCH32
select SUPPORT_TPL select SUPPORT_SPL if !ARM64_BOOT_AARCH32
select SUPPORT_SPL
select TPL_TINY_FRAMEWORK if TPL select TPL_TINY_FRAMEWORK if TPL
select DEBUG_UART_BOARD_INIT select DEBUG_UART_BOARD_INIT
imply TPL imply TPL if !ARM64_BOOT_AARCH32
imply SPL imply SPL if !ARM64_BOOT_AARCH32
imply TPL_SERIAL_SUPPORT imply TPL_SERIAL_SUPPORT
help help
The Rockchip RK3568 is a ARM-based SoC with a quad-core Cortex-A55. The Rockchip RK3568 is a ARM-based SoC with a quad-core Cortex-A55.

4
arch/arm/mach-rockchip/rk3568/rk3568.c
View File

@ -458,6 +458,9 @@ enum {
UART5_IO_SEL_M1, UART5_IO_SEL_M1,
}; };
#ifdef CONFIG_ARM64
#include <asm/armv8/mmu.h>
static struct mm_region rk3568_mem_map[] = { static struct mm_region rk3568_mem_map[] = {
{ {
.virt = 0x0UL, .virt = 0x0UL,
@ -486,6 +489,7 @@ static struct mm_region rk3568_mem_map[] = {
}; };
struct mm_region *mem_map = rk3568_mem_map; struct mm_region *mem_map = rk3568_mem_map;
#endif
void board_debug_uart_init(void) void board_debug_uart_init(void)
{ {