UPSTREAM: spi: Migrate CONFIG_SH_SPI to Kconfig
Change-Id: I66c533e5c556c26b771037bc7eee5ceff01f5cb9 Signed-off-by: Tuomas Tynkkynen <tuomas@tuxera.com> Signed-off-by: Jon Lin <jon.lin@rock-chips.com> (cherry picked from commit 95d3877a5818cc3f149a9d443637ff145bbaaabb)
This commit is contained in:
parent
70716f3196
commit
99c184906c
5
README
5
README
|
@ -2067,11 +2067,6 @@ The following options need to be configured:
|
|||
SPI EEPROM, also an instance works with Crystal A/D and
|
||||
D/As on the SACSng board)
|
||||
|
||||
CONFIG_SH_SPI
|
||||
|
||||
Enables the driver for SPI controller on SuperH. Currently
|
||||
only SH7757 is supported.
|
||||
|
||||
CONFIG_SOFT_SPI
|
||||
|
||||
Enables a software (bit-bang) SPI driver rather than
|
||||
|
|
|
@ -37,4 +37,5 @@ CONFIG_SPI_FLASH_MACRONIX=y
|
|||
CONFIG_SPI_FLASH_STMICRO=y
|
||||
CONFIG_PHYLIB=y
|
||||
CONFIG_SCIF_CONSOLE=y
|
||||
CONFIG_SH_SPI=y
|
||||
CONFIG_USE_PRIVATE_LIBGCC=y
|
||||
|
|
|
@ -36,4 +36,5 @@ CONFIG_SPI_FLASH_MACRONIX=y
|
|||
CONFIG_SPI_FLASH_STMICRO=y
|
||||
CONFIG_PHYLIB=y
|
||||
CONFIG_SCIF_CONSOLE=y
|
||||
CONFIG_SH_SPI=y
|
||||
CONFIG_USE_PRIVATE_LIBGCC=y
|
||||
|
|
|
@ -36,4 +36,5 @@ CONFIG_SPI_FLASH=y
|
|||
CONFIG_SPI_FLASH_STMICRO=y
|
||||
CONFIG_PHYLIB=y
|
||||
CONFIG_SCIF_CONSOLE=y
|
||||
CONFIG_SH_SPI=y
|
||||
CONFIG_USE_PRIVATE_LIBGCC=y
|
||||
|
|
|
@ -254,6 +254,12 @@ config DAVINCI_SPI
|
|||
help
|
||||
Enable the Davinci SPI driver
|
||||
|
||||
config SH_SPI
|
||||
bool "SuperH SPI driver"
|
||||
help
|
||||
Enable the SuperH SPI controller driver. This driver can be used
|
||||
on various SuperH SoCs, such as SH7757.
|
||||
|
||||
config TI_QSPI
|
||||
bool "TI QSPI driver"
|
||||
help
|
||||
|
|
|
@ -65,7 +65,6 @@
|
|||
#define SH7752EVB_ETHERNET_NUM_CH 2
|
||||
|
||||
/* SPI */
|
||||
#define CONFIG_SH_SPI 1
|
||||
#define CONFIG_SH_SPI_BASE 0xfe002000
|
||||
|
||||
/* MMCIF */
|
||||
|
|
|
@ -65,7 +65,6 @@
|
|||
#define SH7753EVB_ETHERNET_NUM_CH 2
|
||||
|
||||
/* SPI */
|
||||
#define CONFIG_SH_SPI 1
|
||||
#define CONFIG_SH_SPI_BASE 0xfe002000
|
||||
|
||||
/* MMCIF */
|
||||
|
|
|
@ -67,7 +67,6 @@
|
|||
#define SH7757LCR_GIGA_ETHERNET_NUM_CH 2
|
||||
|
||||
/* SPI */
|
||||
#define CONFIG_SH_SPI 1
|
||||
#define CONFIG_SH_SPI_BASE 0xfe002000
|
||||
|
||||
/* MMCIF */
|
||||
|
|
|
@ -2028,7 +2028,6 @@ CONFIG_SH_QSPI_BASE
|
|||
CONFIG_SH_SCIF_CLK_FREQ
|
||||
CONFIG_SH_SDHI_FREQ
|
||||
CONFIG_SH_SDRAM_OFFSET
|
||||
CONFIG_SH_SPI
|
||||
CONFIG_SH_SPI_BASE
|
||||
CONFIG_SH_TMU_CLK_FREQ
|
||||
CONFIG_SIEMENS_DRACO
|
||||
|
|
Loading…
Reference in New Issue