rockchip: rk3399: enable interrupt support
Change-Id: Icbc73224c3da7fd1e0aebfabe302437ece2f83ad Signed-off-by: Joseph Chen <chenjh@rock-chips.com>
This commit is contained in:
parent
55da6f7382
commit
8f557da16a
|
|
@ -125,6 +125,7 @@ config ROCKCHIP_RK3399
|
||||||
select SPL_DRIVERS_MISC_SUPPORT
|
select SPL_DRIVERS_MISC_SUPPORT
|
||||||
select ENABLE_ARM_SOC_BOOT0_HOOK
|
select ENABLE_ARM_SOC_BOOT0_HOOK
|
||||||
select DEBUG_UART_BOARD_INIT
|
select DEBUG_UART_BOARD_INIT
|
||||||
|
select GICV3
|
||||||
help
|
help
|
||||||
The Rockchip RK3399 is a ARM-based SoC with a dual-core Cortex-A72
|
The Rockchip RK3399 is a ARM-based SoC with a dual-core Cortex-A72
|
||||||
and quad-core Cortex-A53.
|
and quad-core Cortex-A53.
|
||||||
|
|
|
||||||
|
|
@ -35,6 +35,10 @@
|
||||||
|
|
||||||
#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* 64M */
|
#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* 64M */
|
||||||
|
|
||||||
|
#define GICD_BASE 0xFEE00000
|
||||||
|
#define GICR_BASE 0xFEF00000
|
||||||
|
#define GICC_BASE 0xFFF00000
|
||||||
|
|
||||||
/* MMC/SD IP block */
|
/* MMC/SD IP block */
|
||||||
#define CONFIG_BOUNCE_BUFFER
|
#define CONFIG_BOUNCE_BUFFER
|
||||||
#define CONFIG_ROCKCHIP_SDHCI_MAX_FREQ 200000000
|
#define CONFIG_ROCKCHIP_SDHCI_MAX_FREQ 200000000
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue