rockchip: rk3288: enable interrupt support
Change-Id: Ia6697313d3c62532200bddf789a038f49963996c Signed-off-by: Joseph Chen <chenjh@rock-chips.com>
This commit is contained in:
parent
503f955fe2
commit
86a3162259
|
|
@ -57,6 +57,7 @@ config ROCKCHIP_RK3288
|
||||||
select SPL_BOARD_INIT if SPL
|
select SPL_BOARD_INIT if SPL
|
||||||
select SUPPORT_SPL
|
select SUPPORT_SPL
|
||||||
select SPL
|
select SPL
|
||||||
|
select GICV2
|
||||||
help
|
help
|
||||||
The Rockchip RK3288 is a ARM-based SoC with a quad-core Cortex-A17
|
The Rockchip RK3288 is a ARM-based SoC with a quad-core Cortex-A17
|
||||||
including NEON and GPU, 1MB L2 cache, Mali-T7 graphics, two
|
including NEON and GPU, 1MB L2 cache, Mali-T7 graphics, two
|
||||||
|
|
|
||||||
|
|
@ -34,6 +34,9 @@
|
||||||
#define CONFIG_SPL_STACK 0xff718000
|
#define CONFIG_SPL_STACK 0xff718000
|
||||||
#define CONFIG_SPL_TEXT_BASE 0xff704004
|
#define CONFIG_SPL_TEXT_BASE 0xff704004
|
||||||
|
|
||||||
|
#define GICD_BASE 0xffc01000
|
||||||
|
#define GICC_BASE 0xffc02000
|
||||||
|
|
||||||
/* MMC/SD IP block */
|
/* MMC/SD IP block */
|
||||||
#define CONFIG_BOUNCE_BUFFER
|
#define CONFIG_BOUNCE_BUFFER
|
||||||
|
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue