qiurui
/
rv1126-uboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
rv1126-uboot/drivers/irq/Makefile

17 lines
269 B
Makefile
Raw Permalink Normal View History

drivers: add irq interrupt framework support This patch add support for IRQ interrupt, FIQ not included. It will be enabled when you select CONFIG_GICV2 or CONFIG_GICV3. The framework support gic interrupt and gpio interrupt, relative APIs are provided in: ./include/irq-platform.h If you'd like to add a new platform support into interrupt framework, please follow the steps: 1. add relative definitions in the file like other platforms: ./include/irq-platform.h 2. add GICD, GICC and GICR(for GICV3) base address definitions in the rkxxx-common.h, they are needed in: arch/arm/cpu/armv8/start.S; 3. enable CONFIG_GICV2 or CONFIG_GICV3. Notice: 1. the framework is initialize in function 'interrupt_init()' of _sequence_r[]. So you should not request irqs too early. 2. IRQ stack size is configured by CONFIG_IRQ_STACK_SIZE, the default value is 8KB when CONFIG_IRQ_STACK_SIZE is absent. Change-Id: I3d9e29873c9d64cd28aabd13a61111438c5902b0 Signed-off-by: Joseph Chen <chenjh@rock-chips.com>
2017-09-25 06:44:10 +00:00
#
# (C) Copyright 2017 Rockchip Electronics Co., Ltd.
#
# SPDX-License-Identifier: GPL-2.0+
#
obj-y += irq-gic.o
drivers: irq: add irq to gpio v2 transfer support Some platform with new GPIO IP implements the low/high registers with write mask. This configure handles it. Signed-off-by: Joseph Chen <chenjh@rock-chips.com> Change-Id: I855357d29e7fba072b867c06a31a049462ebf6ff
2020-03-25 13:11:29 +00:00
irq: use CONFIG_ROCKCHIP_GPIO_V2 instead of CONFIG_IRQ2GPIO_V2 Signed-off-by: Joseph Chen <chenjh@rock-chips.com> Change-Id: Id8b232efce483501053bcbd779a444d395c061fc
2020-05-28 08:31:57 +00:00
ifdef CONFIG_ROCKCHIP_GPIO_V2
drivers: irq: add irq to gpio v2 transfer support Some platform with new GPIO IP implements the low/high registers with write mask. This configure handles it. Signed-off-by: Joseph Chen <chenjh@rock-chips.com> Change-Id: I855357d29e7fba072b867c06a31a049462ebf6ff
2020-03-25 13:11:29 +00:00
obj-y += irq-gpio-v2.o
else
drivers: add irq interrupt framework support This patch add support for IRQ interrupt, FIQ not included. It will be enabled when you select CONFIG_GICV2 or CONFIG_GICV3. The framework support gic interrupt and gpio interrupt, relative APIs are provided in: ./include/irq-platform.h If you'd like to add a new platform support into interrupt framework, please follow the steps: 1. add relative definitions in the file like other platforms: ./include/irq-platform.h 2. add GICD, GICC and GICR(for GICV3) base address definitions in the rkxxx-common.h, they are needed in: arch/arm/cpu/armv8/start.S; 3. enable CONFIG_GICV2 or CONFIG_GICV3. Notice: 1. the framework is initialize in function 'interrupt_init()' of _sequence_r[]. So you should not request irqs too early. 2. IRQ stack size is configured by CONFIG_IRQ_STACK_SIZE, the default value is 8KB when CONFIG_IRQ_STACK_SIZE is absent. Change-Id: I3d9e29873c9d64cd28aabd13a61111438c5902b0 Signed-off-by: Joseph Chen <chenjh@rock-chips.com>
2017-09-25 06:44:10 +00:00
obj-y += irq-gpio.o
drivers: irq: add irq to gpio v2 transfer support Some platform with new GPIO IP implements the low/high registers with write mask. This configure handles it. Signed-off-by: Joseph Chen <chenjh@rock-chips.com> Change-Id: I855357d29e7fba072b867c06a31a049462ebf6ff
2020-03-25 13:11:29 +00:00
endif
drivers: add irq interrupt framework support This patch add support for IRQ interrupt, FIQ not included. It will be enabled when you select CONFIG_GICV2 or CONFIG_GICV3. The framework support gic interrupt and gpio interrupt, relative APIs are provided in: ./include/irq-platform.h If you'd like to add a new platform support into interrupt framework, please follow the steps: 1. add relative definitions in the file like other platforms: ./include/irq-platform.h 2. add GICD, GICC and GICR(for GICV3) base address definitions in the rkxxx-common.h, they are needed in: arch/arm/cpu/armv8/start.S; 3. enable CONFIG_GICV2 or CONFIG_GICV3. Notice: 1. the framework is initialize in function 'interrupt_init()' of _sequence_r[]. So you should not request irqs too early. 2. IRQ stack size is configured by CONFIG_IRQ_STACK_SIZE, the default value is 8KB when CONFIG_IRQ_STACK_SIZE is absent. Change-Id: I3d9e29873c9d64cd28aabd13a61111438c5902b0 Signed-off-by: Joseph Chen <chenjh@rock-chips.com>
2017-09-25 06:44:10 +00:00
obj-y += irq-generic.o
irq: add virq irq-chip support This patch support the device to add its interrupt controller as "irq chip" into generic interrupt framework, the other driver can request its child interrupt like a real hardware irq. Example for PMIC: GIC-\ |- ... |- GPIO-\ |- ... |- PMIC-\ |_ virq_0 |_ virq_1 |_ virq_2 |... |_ virq_n Change-Id: I17716f3db494a85fc22b23ff18042771a6116da8 Signed-off-by: Joseph Chen <chenjh@rock-chips.com>
2019-07-27 02:44:31 +00:00
obj-y += irq-gpio-switch.o
obj-y += virq.o