qiurui
/
glibc
mirror of git://sourceware.org/git/glibc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

x86_64: Fix svml_s_erff16_core_avx512.S code formatting 

This commit contains following formatting changes

1. Instructions proceeded by a tab.
2. Instruction less than 8 characters in length have a tab
   between it and the first operand.
3. Instruction greater than 7 characters in length have a
   space between it and the first operand.
4. Tabs after `#define`d names and their value.
5. 8 space at the beginning of line replaced by tab.
6. Indent comments with code.
7. Remove redundent .text section.
8. 1 space between line content and line comment.
9. Space after all commas.

Reviewed-by: Noah Goldstein <goldstein.w.n@gmail.com>
This commit is contained in:
Sunil K Pandey 2022-03-07 10:47:11 -08:00
parent a92606d154
commit 589a73ac7f
1 changed files with 129 additions and 131 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
sysdeps/x86_64/fpu/multiarch/svml_s_erff16_core_avx512.S
View File

@ -56,8 +56,7 @@
#include <sysdep.h> #include <sysdep.h>
.text .section .text.exex512, "ax", @progbits
.section .text.exex512,"ax",@progbits
ENTRY(_ZGVeN16v_erff_skx) ENTRY(_ZGVeN16v_erff_skx)
vmovaps %zmm0, %zmm8 vmovaps %zmm0, %zmm8
vmulps {rn-sae}, %zmm8, %zmm8, %zmm11 vmulps {rn-sae}, %zmm8, %zmm8, %zmm11
@ -78,7 +77,7 @@ ENTRY(_ZGVeN16v_erff_skx)
vmulpd {rn-sae}, %zmm12, %zmm12, %zmm12 vmulpd {rn-sae}, %zmm12, %zmm12, %zmm12
vmulpd {rn-sae}, %zmm14, %zmm14, %zmm13 vmulpd {rn-sae}, %zmm14, %zmm14, %zmm13
/* R = P0 + x^2*(P1 + x^2*(P2 + .... x^2*P12)); */ /* R = P0 + x^2*(P1 + x^2*(P2 + .... x^2*P12)); */
vmovaps %zmm15, %zmm14 vmovaps %zmm15, %zmm14
vfmadd231pd {rn-sae}, %zmm12, %zmm10, %zmm14 vfmadd231pd {rn-sae}, %zmm12, %zmm10, %zmm14
vfmadd231pd {rn-sae}, %zmm13, %zmm10, %zmm15 vfmadd231pd {rn-sae}, %zmm13, %zmm10, %zmm15
@ -117,7 +116,7 @@ ENTRY(_ZGVeN16v_erff_skx)
vcvtpd2ps {rn-sae}, %zmm3, %ymm4 vcvtpd2ps {rn-sae}, %zmm3, %ymm4
vinsertf32x8 $1, %ymm4, %zmm2, %zmm9 vinsertf32x8 $1, %ymm4, %zmm2, %zmm9
/* erf(x) = R * R * x; */ /* erf(x) = R * R * x; */
vmulps {rn-sae}, %zmm8, %zmm9, %zmm0{%k1} vmulps {rn-sae}, %zmm8, %zmm9, %zmm0{%k1}
ret ret
@ -128,8 +127,7 @@ END(_ZGVeN16v_erff_skx)
#ifdef __svml_serf_data_internal_typedef #ifdef __svml_serf_data_internal_typedef
typedef unsigned int VUINT32; typedef unsigned int VUINT32;
typedef struct typedef struct {
{
__declspec(align(64)) VUINT32 _AbsMask[16][1]; __declspec(align(64)) VUINT32 _AbsMask[16][1];
__declspec(align(64)) VUINT32 _One[16][1]; __declspec(align(64)) VUINT32 _One[16][1];
__declspec(align(64)) VUINT32 _gf_MaxThreshold_LA[16][1]; __declspec(align(64)) VUINT32 _gf_MaxThreshold_LA[16][1];
@ -181,5 +179,5 @@ __svml_serf_data_internal:
.align 64 .align 64
.quad 0xbd1c668a2871f0f1, 0xbd1c668a2871f0f1, 0xbd1c668a2871f0f1, 0xbd1c668a2871f0f1, 0xbd1c668a2871f0f1, 0xbd1c668a2871f0f1, 0xbd1c668a2871f0f1, 0xbd1c668a2871f0f1 /* _gf_la_poly_12 */ .quad 0xbd1c668a2871f0f1, 0xbd1c668a2871f0f1, 0xbd1c668a2871f0f1, 0xbd1c668a2871f0f1, 0xbd1c668a2871f0f1, 0xbd1c668a2871f0f1, 0xbd1c668a2871f0f1, 0xbd1c668a2871f0f1 /* _gf_la_poly_12 */
.align 64 .align 64
.type __svml_serf_data_internal,@object .type __svml_serf_data_internal, @object
.size __svml_serf_data_internal,.-__svml_serf_data_internal .size __svml_serf_data_internal, .-__svml_serf_data_internal