qiurui
/
glibc
mirror of git://sourceware.org/git/glibc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

tilegx32: set __HAVE_64B_ATOMICS to 0 

This is because of alignment issues in the sem_t support.
tilegx32 does in fact support 64-bit atomics and we will need
to revisit this after the 2.21 freeze.
This commit is contained in:
Chris Metcalf 2015-01-28 14:51:21 -05:00
parent df34134284
commit 06991eb816
2 changed files with 14 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
ChangeLog
View File

@ -1,3 +1,8 @@
2015-01-28 Chris Metcalf <cmetcalf@ezchip.com>
* sysdeps/tile/tilegx/bits/atomic.h [!_LP64] (__HAVE_64B_ATOMICS):
Define to 0.
2015-01-28 Joseph Myers <joseph@codesourcery.com> 2015-01-28 Joseph Myers <joseph@codesourcery.com>
* sysdeps/mips/bits/atomic.h [_MIPS_SIM == _ABIN32] * sysdeps/mips/bits/atomic.h [_MIPS_SIM == _ABIN32]

10
sysdeps/tile/tilegx/bits/atomic.h
View File

@ -21,7 +21,15 @@
#include <arch/spr_def.h> #include <arch/spr_def.h>
#define __HAVE_64B_ATOMICS 1 #ifdef _LP64
# define __HAVE_64B_ATOMICS 1
#else
/* tilegx32 does have 64-bit atomics, but assumptions in the semaphore
code mean that unaligned 64-bit atomics will be used if this symbol
is true, and unaligned atomics are not supported on tile. */
# define __HAVE_64B_ATOMICS 0
#endif
#define USE_ATOMIC_COMPILER_BUILTINS 0 #define USE_ATOMIC_COMPILER_BUILTINS 0
/* Pick appropriate 8- or 4-byte instruction. */ /* Pick appropriate 8- or 4-byte instruction. */