asterinas/kernel/comps/virtio/src
Shaowei Song ecad132ec9 Refactor the block layer by introducing `BioSegmentPool` 2024-12-02 13:25:20 +08:00
..
device Refactor the block layer by introducing `BioSegmentPool` 2024-12-02 13:25:20 +08:00
transport Add virtio legacy interface 2024-11-21 19:10:06 +08:00
dma_buf.rs Improve flexibility of `DmaStreamSlice` 2024-12-02 13:25:20 +08:00
lib.rs Add virtio legacy interface 2024-11-21 19:10:06 +08:00
queue.rs Add virtio legacy interface 2024-11-21 19:10:06 +08:00