qiurui
/
asterinas
mirror of https://github.com/asterinas/asterinas.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Disable BAR decoding when sizing PCI BARs

This commit is contained in:
Ruihan Li 2026-01-23 14:52:46 +08:00 committed by Tate, Hongliang Tian
parent eefdaf4de9
commit a599a2c563
1 changed files with 7 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
kernel/comps/pci/src/common_device.rs
View File

@ -103,10 +103,14 @@ impl PciCommonDevice {
capabilities,
};
device.write_command(
device.read_command() | Command::MEMORY_SPACE | Command::BUS_MASTER | Command::IO_SPACE,
);
// While setting up the BARs, we need to ensure that
// "Decode (I/O or memory) of the appropriate address space is disabled via the Command
// Register before sizing a Base Address register."
let command_val = device.read_command() | Command::BUS_MASTER;
device.write_command(command_val - (Command::MEMORY_SPACE | Command::IO_SPACE));
device.bar_manager = BarManager::new(device.header_type.device_type(), location);
device.write_command(command_val | (Command::MEMORY_SPACE | Command::IO_SPACE));
device.capabilities = Capability::device_capabilities(&mut device);
Some(device)